## YOUR NAME

# Department of Electrical Engineering and Computer Science <br> Massachusetts Institute of Technology 

# 6.012 Electronic Devices and Circuits 

Exam No. 2<br>Thursday, November 5, 2009

7:30 to 9:30 pm

## Notes:

1. An effort has been made to make the various parts of these problems independent of each other so if you have difficulty with one item go on, and come back later.
2. Some questions ask for an explanation of your answer. No credit will be given for answers lacking this explanation.
3. Unless otherwise indicated, you should assume room temperature and that $\mathrm{kT} / \mathrm{q}$ is 0.025 V . You should also approximate $[(\mathrm{kT} / \mathrm{q}) \ln 10]$ as 0.06 V .
4. Closed book; one sheet (2 pages) of notes permitted. Formula sheet provided.
5. The best way to receive partial credit is to show your work. All of your answers and any relevant work must appear on these pages. Any additional paper you hand in will not be graded.
6. Make reasonable approximations and assumptions. State and justify any such assumptions and approximations you do make.
7. Be careful to include the correct units with your answers when appropriate.
8. Be certain that you have all ten (10) pages of this exam booklet and the six (6) page formula sheet, and make certain that you write your name at the top of this page in the space provided.

PROBLEM 1
PROBLEM 2
PROBLEM 3
$\qquad$ (out of a possible 32)
$\qquad$ (out of a possible 34)
(out of a possible 34)
TOTAL

Problem 1-(32 points)
This problem contains 3 independent short problems that can be worked in any order.
a) $[8 \mathrm{pts}]$ Consider an n -channel MOSFET with a channel length, $\mathrm{L}=0.2 \mu \mathrm{~m}$; width, W $=$ of $5.0 \mu \mathrm{~m}$; electron mobility, $\mu_{\mathrm{e}}=600 \mathrm{~cm}^{2} / \mathrm{V}-\mathrm{s}$; and gate oxide capacitance, $\mathrm{C}^{*}{ }_{\mathrm{ox}}=$ $10^{-8} \mathrm{~F} / \mathrm{cm}^{2}$. The flatband voltage, $\mathrm{V}_{\mathrm{FB}}=-0.2 \mathrm{~V}$, and the threshold voltage, $\mathrm{V}_{\mathrm{T}}=+0.5$ V . The bias voltages are $\mathrm{V}_{\mathrm{BS}}=\mathrm{V}_{\mathrm{DS}}=0 \mathrm{~V}$.
i) The MOSFET is initially biased at flatband, and then at $t=0, v_{G S}$ is changed from $\mathrm{V}_{\mathrm{FB}}$ to $\mathrm{V}_{\mathrm{FB}}-1 \mathrm{~V}$. After any transient, what is the total amount of any additional mobile charge at the oxide-semiconductor interface, and is it holes or electrons?

Electrons $\qquad$ Holes $\qquad$ Total amount of charge: $\qquad$ Coul
ii) Where do the additional carriers in Part (a-i) come from?
iii) The MOSFET is initially biased at threshold, and then at $t=0, v_{G S}$ is changed from $\mathrm{V}_{\mathrm{T}}$ to $\mathrm{V}_{\mathrm{T}}+1 \mathrm{~V}$. After any transient, what is the total amount of any additional mobile charge at the oxide-semiconductor interface, and is it holes or electrons?

Electrons $\qquad$ Holes $\qquad$ Total amount of charge: $\qquad$ Coul
iv) Where do the additional carriers in Part (a-iii) come from?
b) [10 pts] Consider operating the enhance-ment-mode n-channel MOSFET shown to the right as a lateral npn bipolar transistor. Leave the gate disconnected and focus on terminals B, S, and D.
i) Label the terminals $B, S$, and $D$ in the figure with their corresponding BJT roles (E, emitter; B, base; and C, collector), and specify the approximate voltage levels and polarities needed to bias the BJT in the forward active region.


Problem 1 continues on the next page

## Problem 1 continued

ii) If you measured the forward current gain, $\beta_{f}$, of this BJT, you would find that it is small, perhaps even less than 1, and if you measured the Early voltage, $\mathrm{V}_{\mathrm{A}}$, you would find it is relatively low. Explain each of these observations:

The forward current gain, $\beta_{f}$, is small because

The Early voltage, $\mathrm{V}_{\mathrm{A}}$, is low because
iii) Fabricating a lateral BJT with an underlying p+ layer as shown to the right improves one of the two parameters identified in Part (b-ii), but has little impact on the other. Which is parameter is improved and why?
$\qquad$ because

c) [14 pts] Graphene, a single atomic layer of carbon atoms, can be n- or p-type and its hole and electron mobilities are both $100,000 \mathrm{~cm}^{2} / \mathrm{V}-\mathrm{s}$. Such excellent mobilities have led people to study using graphene-based FETs in high performance digital and / or analog electronics. The characteristics of one such FET are given by the expressions:

$$
i_{G}\left(v_{G S}, v_{D S}\right)=0, \quad i_{D}\left(v_{G S}, v_{D S}\right)=\frac{W}{L} \mu\left[C_{o x}^{*} v_{G S}+\alpha\right] v_{D S} \quad \text { for } \quad v_{G S} \geq 0, v_{D S} \geq 0
$$

where W and L are the gate width and length, respectively, $\mu$ is the carrier mobility, $\mathrm{C}^{*}{ }_{\mathrm{ox}}$ is the oxide capacitance per unit area, and $\alpha$ accounts for the current at $\mathrm{v}_{\mathrm{GS}}=0 \mathrm{~V}$.
i) Calculate an expression for the small-signal drain-to-source current, $\mathrm{i}_{\mathrm{d} s^{\prime}}$ in a graphene transistor, as a linear function of the small-signal gate-to-source voltage and drain-to-source voltages, $\mathrm{v}_{\mathrm{gs}}$ and $\mathrm{v}_{\mathrm{d} s}$ respectively, valid about the bias point, $\mathrm{V}_{\mathrm{GS}}$, $\mathrm{V}_{\mathrm{DS}}$.

$$
\mathrm{i}_{\mathrm{ds}}=
$$

$\qquad$
Problem 1 continues on the next page

## Problem 1 continued

ii) In the space provided below, draw a small signal linear equivalent circuit for the graphene transistor for a bias point $\left(\mathrm{V}_{\mathrm{GS}}, \mathrm{V}_{\mathrm{DS}}\right)$, and give expressions for each of the elements in the circuit in terms of device and bias parameters.
iii) The output characteristics of graphene transistors recently fabricated at MIT can be fit by the expression:

$$
\mathrm{i}_{\mathrm{D}}=1 \times 10^{-7}\left(10 \mathrm{v}_{\mathrm{GS}}+1\right) \mathrm{v}_{\mathrm{DS}}
$$

Where the voltages are in measured in Volts, and the current is Amps. Consider using this device in the amplifier illustrated below with $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ and with the gate biased at 1 V . Select $\mathrm{R}_{\mathrm{L}}$ to give a DC output voltage of 1.5 V , and calculate the small signal voltage gain, $\mathrm{v}_{\text {out }} / \mathrm{v}_{\text {in }}$. at this bias point.


$$
\begin{gathered}
R_{L}= \\
A_{v}=v_{\text {out }} / v_{\text {in }}= \\
\end{gathered}
$$

## End of Problem 1

Problem 2-(34 points)
Alice is a process engineer experimenting with a new high-permittivity dielectric material with a dielectric constant, $\varepsilon_{\text {hi, }}$ that is 5 times as large as the dielectric constant of $\mathrm{SiO}_{2} .: \varepsilon_{\mathrm{hi}}=5 \varepsilon_{\text {ox }}$ She chooses to test the material by fabricating p-MOS capacitors on n type silicon, and to use a metal for the gate and contact for which $\phi_{\mathrm{m}}=-0.5 \phi_{\mathrm{n}}$. Her structure is illustrated below; it also includes an adjacent $\mathrm{p}+$ region shorted to the substrate (not shown in the figure) to supply holes when an inversion layer is formed.


Warning: This is a p-MOS problem (i.e. p-channel); n-MOS answers will not be accepted.
a) [6 pts] On the axes provided, plot the electrostatic potential, $\phi(x)$, through the device from G to B (i.e. starting in the gate metal and going into the ohmic contact metal) in flatband when $\mathrm{v}_{\mathrm{GB}}=\mathrm{V}_{\mathrm{FB}}$. Label all relevant features on your plot, including values for $\phi(0)$, depletion region width, and potential drop across the oxide. Finally, derive an expression for the flatband voltage, $\mathrm{V}_{\mathrm{FB}}$.


$$
V_{\mathrm{FB}}=
$$

$\qquad$

## Problem 2 continued

b) [4 pts] At flatband, i.e. with $\mathrm{v}_{\mathrm{GB}}=\mathrm{V}_{\mathrm{FB}}$, what are the electron and hole concentrations, $\mathrm{n}\left(\mathrm{x}=0^{+}\right)$and $\mathrm{p}\left(\mathrm{x}=0^{+}\right)$, at the silicon-dielectric interface?

$$
\begin{aligned}
& \mathrm{n}\left(\mathrm{x}=0^{+}\right)= \\
& \mathrm{p}\left(\mathrm{x}=0^{+}\right)=
\end{aligned}
$$

c) [8 pts] On the axes provided, plot the electrostatic potential, $\phi(x)$, and the charge distribution, $\rho(x)$, through the device from $G$ to $B$ at the onset of inversion, i.e. when $v_{G B}$ $=\mathrm{V}_{\mathrm{T}}$. Label all relevant features on your plots, including values for $\phi(0)$, depletion region width, and potential drop across the oxide. Finally, derive an expression for the threshold voltage, $\mathrm{V}_{\mathrm{T}}$.


$$
\mathrm{V}_{\mathrm{T}}=
$$

$\qquad$
Problem 2 continues on the next page

## Problem 2 continued

d) [4 pts] At the onset of inversion, i.e., when $\mathrm{v}_{\mathrm{GB}}=\mathrm{V}_{\mathrm{T}}$, what are the electron and hole concentrations, $\mathrm{n}\left(\mathrm{x}=0^{+}\right)$and $\mathrm{p}\left(\mathrm{x}=0^{+}\right)$, at the silicon-dielectric interface?

$$
\begin{aligned}
& \mathrm{n}\left(\mathrm{x}=0^{+}\right)= \\
& \mathrm{p}\left(\mathrm{x}=0^{+}\right)=
\end{aligned}
$$

e) [8 pts] A practical problem with depositing a dielectric other than $\mathrm{SiO}_{2}$ directly on silicon is that new energy states and/or fixed sheet charge are introduced at the interface. Imagine that the latter occurs, and that there is a fixed positive sheet charge density, $\sigma_{i}$, at the interface. Assuming that this charge can be modeled as an impulse of charge of intensity $\sigma_{i}$ at $x=0$, i.e. $\rho(x)=\sigma_{i} \delta(x)$, calculate the changes in the flatband voltage, $\mathrm{V}_{\mathrm{FB}}$, and in the threshold voltage, $\mathrm{V}_{\mathrm{T}}$, resulting from the presence of this charge.

Flatband voltage, $\Delta \mathrm{V}_{\mathrm{FB}}$ :

Threshold voltage, $\Delta \mathrm{V}_{\mathrm{T}}$ : $\qquad$
f) [4 pts] To eliminate the interface charge, a very thin layer of silicon dioxide, $\mathrm{SiO}_{2}$, can be grown on the silicon before the high permittivity dielectric is deposited, as illustrated to the right. How much is the gate dielectric capacitance, $\mathrm{C}_{\mathrm{G},}$ changed relative to its original value in Part (a) by the addition this $\mathrm{SiO}_{2}$ layer if $\mathrm{t}_{\mathrm{ox}}=0.2 \mathrm{t}_{\mathrm{Hi}}$ ?


$$
\mathrm{C}_{\mathrm{G}}\left(\text { w. } \mathrm{SiO}_{2}\right) / \mathrm{C}_{\mathrm{G}}\left(\text { w.o. } \mathrm{SiO}_{2}\right)=
$$

$\qquad$

Problem 3-(34 points)
This problem studies the performance of state-of-the-art MOSFET transistors in digital electronics. In modern CMOS technology, the physical parameters of transistors with minimum dimensions are as follow:

$$
\begin{aligned}
\text { Gate oxide thickness, } \mathrm{t}_{\mathrm{ox}}: & 1.0 \mathrm{~nm}\left(10^{-7} \mathrm{~cm}\right) \\
\text { Oxide dielectric constant, } \varepsilon_{\mathrm{ox}}: & 3.5 \times 10^{-13} \mathrm{~F} / \mathrm{cm} \\
\text { Gate length, } \mathrm{L}_{\min }: & 35 \mathrm{~nm} \\
\text { Gate width, } \mathrm{W}_{\min }: & 135 \mathrm{~nm} \\
\text { Supply voltage, } \mathrm{V}_{\mathrm{DD}}: & 1.0 \mathrm{~V} \\
\text { Threshold voltage: } & \mathrm{V}_{\mathrm{T}, \mathrm{n}}=-\mathrm{V}_{\mathrm{T}, \mathrm{p}}=0.4 \mathrm{~V} \\
\text { Electron mobility, } \mu_{\mathrm{e}}: & 500 \mathrm{~cm}^{2} / \mathrm{Vs} \\
\text { Hole mobility, } \mu_{\mathrm{h}}: & 200 \mathrm{~cm}^{2} / \mathrm{Vs}
\end{aligned}
$$

Sub-threshold current when $\left|\mathrm{V}_{\mathrm{GS}}\right|=0: 15 \mathrm{nA} \quad$ ( n -channel and p-channel)
Early effect: $\lambda_{\mathrm{n}}=\lambda_{\mathrm{p}}=10^{-3} \mathrm{~V}^{-1}$
Alpha factor, $\alpha$ : $\approx 1$
a) [5 pts] Calculate the drain current in saturation, $\mathrm{I}_{\mathrm{D}, \text { sat }}$ of a minimum size $\mathrm{n}-\mathrm{MOS}$ transistor in this technology when $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathrm{DD}}=1.0 \mathrm{~V}$. Use the general expression we derived using the gradual channel approximation model in strong inversion and assume $\alpha=1$ and that the low-field mobility model is valid.

$$
\mathrm{I}_{\mathrm{D}, \mathrm{sat}}\left(\mathrm{~V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}\right)=
$$

$\qquad$ A
b) [5 pts] Calculate the value of the output resistance, $\mathrm{r}_{\mathrm{o}}$, in the small signal linear equivalent circuit of the n -MOS transistor in saturation with $\mathrm{V}_{\mathrm{GS}}=1.0 \mathrm{~V}$. [If you could not do Part a use a drain current of 1 mA (this is not the right answer for Part a).]

$$
\mathrm{r}_{\mathrm{o}}=
$$

$\qquad$ Ohms

## Problem 3 continued

The CMOS NAND gate shown to the right is fabricated using the new technology.
c) [4 pts] Fill in the truth table below for this gate. Ignore the sub-threshold drain current when the FETs are off.

| $\mathrm{V}_{\mathrm{IN} 1}$ | $\mathrm{~V}_{\mathrm{IN} 2}$ | $\mathrm{~V}_{\text {oUt }}$ |
| :--- | :--- | :--- |
| 0 V | 0 V | -V |
| 0 V | 1 V | $-\quad \mathrm{V}$ |
| 1 V | 0 V | $-\quad \mathrm{V}$ |
| 1 V | 1 V | $-\quad \mathrm{V}$ |


d) [4 pts] In a simple CMOS inverter both transistors are minimum gate length devices, $\mathrm{L}_{\mathrm{n}}=\mathrm{L}_{\mathrm{p}}=\mathrm{L}_{\text {min' }}$ and the widths are scaled so that $\mathrm{K}_{\mathrm{n}}=\mathrm{K}_{\mathrm{p}}$, with the narrowest gate being made $W_{\text {min }}$. What should $W_{n}$ and $W_{p}$ be in a simple inverter made with this process (i.e., as described at the start of this problem statement)? Note: The multiples do not have to be integer.

$$
\begin{array}{ll}
\mathrm{W}_{\mathrm{n}, \text { Inverter }}= & \mathrm{W}_{\min } \\
\mathrm{W}_{\mathrm{p}, \text { Inverter }}= & \mathrm{W}_{\min }
\end{array}
$$

e) [4 pts] To size the FETs in a NAND gate for minimum switching time, one must recognize that two n-FETs in series with the same voltage on their gates, as in a NAND gate when both inputs are high, function like one FET with $\mathrm{L}=2 \mathrm{~L}_{\mathrm{n}}$ (and $\mathrm{W}=$ $\mathrm{W}_{\mathrm{n}}$ ). What is the optimum size of the n -channel MOSFETs in a NAND gate fabricated with the process described earlier, and what is the load seen at the input of such a NAND gate, compared to an inverter? Note: The multiples can be noninteger. (The p-channel FET should be kept the same size as in a simple inverter because turning either p-FET "on" pulls the output high.)

$$
\begin{array}{r}
\mathrm{L}_{\mathrm{n}, \mathrm{NAND}}=\ldots \mathrm{L}_{\text {min }} \\
\mathrm{W}_{\mathrm{n}, \mathrm{NAND}}=\ldots \mathrm{C}_{\text {IN,Inverter }} \\
\mathrm{C}_{\mathrm{IN}, \mathrm{NAND}}=\ldots
\end{array}
$$

## Problem 3 continued

f) [4 pts] What is the static power dissipation in a microprocessor containing $2 \times 10^{9}$ equivalent inverter gates? Assume that for half of the gates the output is low and for half of the gates it is high.

$$
P_{\text {Static }}=
$$

$\qquad$ Watts
g) [8 pts] When the n-channel transistor in Part a) was fabricated, the actual saturation current with $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}=1$ Volt was measured to be only $250 \mu \mathrm{~A}$. To try to figure out what is wrong, do the following three calculations, and then give an opinion:
i) Calculate the average electric field in the channel with $V_{G S}=V_{D S}=1$ Volt.

$$
\mathrm{E}_{\mathrm{ave}}=\ldots \mathrm{V} / \mathrm{cm}
$$

ii) Calculate what the average electron velocity in the channel with $V_{G S}=V_{D S}=1$ Volt and a drain current of $250 \mu \mathrm{~A}$ is. Assume a uniform inversion charge distribution along the channel.

$$
\mathrm{s}_{\mathrm{ch} \text { ave }}\left(\mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}\right)=
$$

$\qquad$ $\mathrm{cm} / \mathrm{s}$

Calculate what the average electron velocity in the channel would be with $\mathrm{V}_{\mathrm{GS}}=$ $\mathrm{V}_{\mathrm{DS}}=1$ Volt and the drain current you calculated in Part a. Approximate the inversion charge distribution along the channel as being uniform. If you could not do Part a use a drain current of 1 mA (this is not the right answer for Part a).

$$
\mathrm{s}_{\mathrm{ch}, \text { ave }}\left(\mathrm{I}_{\mathrm{D}}=\text { answer in Part } \mathrm{a}\right)=
$$

$\qquad$ $\mathrm{cm} / \mathrm{s}$
iii) Why (in 25 words or less) do you think the measured drain current is so much lower than you predicted in Part a?

## End of Problem 3 and of Exam Two

MIT OpenCourseWare
http://ocw.mit.edu

### 6.012 Microelectronic Devices and Circuits

Fall 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

