$\qquad$

# Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 

# 6.012 Electronic Devices and Circuits 

Final Exam

Wednesday, May 24, 2006
1:30 to $4: 30 \mathrm{pm}$
Closed Book: Formula sheet provided; 3 sheets of notes permitted

## Notes:

1. Unless otherwise indicated, you should assume room temperature and that $\mathrm{kT} / \mathrm{q}$ is 0.025 V . You should also approximate $[(\mathrm{kT} / \mathrm{q}) \ln 10]$ as 0.06 V .
2. Closed book; three sheets ( 6 pages) of notes permitted.
3. All of your answers and any relevant work must appear on these pages. Any additional paper you hand in will not be graded.
4. Make reasonable approximations and assumptions. State and justify any such assumptions and approximations you do make.
5. Be careful to include the correct units with your answers when appropriate.
6. Be certain that you have all thirteen (13) pages of this exam booklet and the six (6) page formula sheet, and make certain that you write your name at the top of this page in the space provided.
7. An effort has been made to make the various parts of these problems independent of each other so if you have difficulty with one item go on, and come back later.
8. You may see your graded final exam beginning June 1, 2006.
6.012 Staff Use Only PROBLEM 1

PROBLEM 2
PROBLEM 3
PROBLEM 4
TOTAL
(out of a possible 25)
(out of a possible 25)
(out of a possible 25)
(out of a possible 25)

Problem 1 - (25 points)
a) [4 pts] Consider a $\mathrm{p}^{+}-\mathrm{n}$ junction diode with $\mathrm{N}_{\mathrm{Ap}}=10^{18} \mathrm{~cm}^{-3}$ and $\mathrm{N}_{\mathrm{Dn}}=10^{16} \mathrm{~cm}^{-3}, \mu_{\mathrm{e}}=$ $1500 \mathrm{~cm}^{2} / \mathrm{V}-\mathrm{s}, \mu_{\mathrm{h}}=500 \mathrm{~cm}^{2} / \mathrm{V}-\mathrm{s}$, and $\mathrm{W}_{\mathrm{p}}=\mathrm{W}_{\mathrm{n}} \ll \mathrm{L}_{\text {min }}$. What is the largest component of the junction current with the following bias conditions? Explain.
i) Forward bias, $\mathrm{V}_{\mathrm{AB}}=0.6 \mathrm{~V}$ :
[ ] Holes
[ ] Electrons moving from the
because
[ ] n-side to the p-side.
[ ] p-side to the n-side.
ii) Reverse bias, $\mathrm{V}_{\mathrm{AB}}=-2 \mathrm{~V}$
[ ] Holes

[ ] Electrons $\quad$| $[1] n$-side to the $p$-side. |
| :--- |

because
b) [6 pts] Consider a well designed npn bipolar junction transistor, with $N_{D E}=4 \mathrm{~N}_{\mathrm{AB}}=$ $16 \mathrm{~N}_{\mathrm{DC}}$ and $\mathrm{W}_{\mathrm{C}}=2 \mathrm{~W}_{\mathrm{E}}=4 \mathrm{~W}_{\mathrm{B}}$, under two bias conditions: Condition A is $\mathrm{V}_{\mathrm{BE}}=0.6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{BC}}=0 \mathrm{~V}$, and Condition B is $\mathrm{V}_{\mathrm{BE}}=0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{BC}}=0.6 \mathrm{~V}$.
i) For which bias condition is the total number of injected excess minority carrier holes greatest? To explain why, sketch $p^{\prime}$ for each bias on the axes provided.

[ ] Bias Condition A

[ ] Bias Condition B [ ] No difference
ii) For which bias condition is the total number of injected excess minority carrier electrons greatest? To explain why, sketch n' for each bias on the axes provided.

[ ] Bias Condition A

[ ] Bias Condition B

## Problem 1 continued

c) [6 pts] Suppose that a minimum size CMOS inverter has an input capacitance $\mathrm{C}_{\mathrm{L}}$, and can itself charge and discharge an identical linear capacitive load, $\mathrm{C}_{\mathrm{L}}$, in 10 ns .
i) How long does it take this same inverter to charge and discharge a linear capacitive load $36 \mathrm{C}_{\mathrm{L}}$ ?

Time to charge and discharge $36 C_{L}$ : $\qquad$ ns
ii) Consider inserting a larger inverter between the minimum size inverter and the $36 C_{L}$ load in order to speed up the switching. What is the optimum size for this inverter, and how long does it take your choice to charge and discharge the $36 \mathrm{C}_{\mathrm{L}}$ load? Use only integer size multiples.

Optimum size (multiple of minimum width): $\qquad$
Time to charge and discharge $36 \mathrm{C}_{\mathrm{L}}$ : $\qquad$ ns
d) [6 pts] Two emitter follower stages are used in otherwise identical multi-stage amplifiers in which they are biased in their forward active region with the same collector current. Stage A is made using a bipolar transistor with $\beta_{F}=200$, and Stage $B$ is made with a transistor for which $\beta_{F}=50$.
i) Which emitter follower stage has the larger input resistance, and why?
[ ] Stage A larger
[ ] Stage B larger
[ ] They are similar because
ii) Which emitter follower stage has the larger output resistance, and why?
[ ] Stage A larger
[ ] Stage B larger
[ ] They are similar because
iii) For which emitter follower stage has voltage gain closer to one, and why?
[ ] Stage A closer to 1 [ ] Stage B closer to 1 [ ] They are similar because

Problem 1 continues on the next page

Problem 1 continued
e) [3 pts] An isolated n-type silicon sample with $\mathrm{N}_{\mathrm{D}}=10^{17} \mathrm{~cm}^{-3}$, minority carrier lifetime, $\tau_{\text {min }}$ equal to $10^{-5} \mathrm{~s}$, and perfectly reflecting boundaries (i.e., no surface recombination) has been illuminated for a long time with light generating $10^{20}$ holeelectron pairs $/ \mathrm{cm}^{3}-\mathrm{s}$ uniformly throughout its bulk. At $\mathrm{t}=0$ the light is extinquished. What is the excess minority carrier density in this sample as a function of time for $t \geq 0$ ?

$$
\mathrm{p}^{\prime}(\mathrm{t} \geq 0)=
$$

$\qquad$ $\mathrm{cm}^{-3}$

## End of Problem 1

Problem 2 (25 points)
An ideal n-channel MOSFET has the $i_{D}$ vs $v_{D S}$ characteristic shown below when $\mathrm{v}_{\mathrm{GS}}=4 \mathrm{~V}$ and $\mathrm{v}_{\mathrm{BS}}=0 \mathrm{~V}$. Note that the drain current saturates at 2 mA for $\mathrm{v}_{\mathrm{DS}} \geq \mathrm{V}_{\mathrm{DS}, \mathrm{sat}}$.

The threshold voltage, $\mathrm{V}_{\mathrm{T}}\left(\mathrm{V}_{\mathrm{BS}}\right)$ of this device is 1 V when $\mathrm{V}_{\mathrm{BS}}=0 \mathrm{~V}$, i.e. $\mathrm{V}_{\mathrm{T}}(0)=1 \mathrm{~V}$. It has the following structural parameters:

$$
\mathrm{N}_{\mathrm{A}}=10^{17} \mathrm{~cm}^{-3}, \mathrm{~W}=25 \mu \mathrm{~m}, \mathrm{~L}=10 \mu \mathrm{~m}, \mathrm{t}_{\mathrm{ox}}=10^{-6} \mathrm{~cm}, \text { and } \varepsilon_{\mathrm{ox}}=3.5 \times 10^{-13} \mathrm{~F} / \mathrm{cm}
$$


a) [3 pts] What is the drain-to-source saturation voltage, $\mathrm{v}_{\mathrm{DS}, \text { sat }}$, when $\mathrm{v}_{\mathrm{GS}}=4 \mathrm{~V}$ ?

$$
\mathrm{v}_{\mathrm{DS}, \mathrm{sat}}=
$$

$\qquad$
b) [4 pts] Use the information provided to calculate the electron mobility, $\mu_{\mathrm{e}^{\prime}}$ in the channel.

$$
\mu_{\mathrm{e}}=
$$

$\qquad$ $\mathrm{cm}^{2} / \mathrm{V}-\mathrm{s}$

## Problem 2 continued

c) [5 pts] Find the inversion layer sheet charge density in the channel, $\mathrm{q}_{\mathrm{N}}{ }^{*}(\mathrm{y})$, at the source end, i.e. $\mathrm{q}_{\mathrm{N}}{ }^{*}(0)$, and at the drain end, $\mathrm{q}_{\mathrm{N}}{ }^{*}(\mathrm{~L})$, for the bias condition $\mathrm{V}_{\mathrm{GS}}=4 \mathrm{~V}$, $\mathrm{V}_{\mathrm{DS}}=1 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{BS}}=0 \mathrm{~V}$.

$$
\text { At the source end, } \mathrm{q}_{\mathrm{N}}{ }^{*}(0)=\ldots \mathrm{Coul} / \mathrm{cm}^{2}
$$

At the drain end, $\mathrm{q}_{\mathrm{N}}{ }^{*}(\mathrm{~L})=$ $\qquad$ Coul/ $\mathrm{cm}^{2}$
d) [5 pts] Find the average net velocity, $\overline{\mathrm{s}}_{\mathrm{y}}(\mathrm{y})$, of the electrons in the channel at the source end, i.e. $\overline{\mathrm{s}}_{\mathrm{y}}(0)$, and at the drain end, $\overline{\mathrm{s}}_{\mathrm{y}}(\mathrm{L})$, for the bias condition in Part (c) above, for which the corresponding drain current, $\mathrm{I}_{\mathrm{D}}$, is 0.55 mA . If you could not solve Part (c) give an algebraic expression as your answer.

At the source end, $\overline{\mathrm{s}}_{\mathrm{y}}(0)=$ $\qquad$ $\mathrm{cm} / \mathrm{s}$

At the drain end, $\bar{s}_{y}(\mathrm{~L})=$ $\qquad$ $\mathrm{cm} / \mathrm{s}$

## Problem 2 continued

e) [5 pts] The drain-to-source voltage, $\mathrm{v}_{\mathrm{DS}}$, is increased to 5 V , so that the bias condition is now $\mathrm{V}_{\mathrm{GS}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=5 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{BS}}=0 \mathrm{~V}$. Find the inversion layer sheet charge density in the channel, $\mathrm{q}_{\mathrm{N}}{ }^{*}(\mathrm{y})$, at the source end, i.e. $\mathrm{q}_{\mathrm{N}}{ }^{*}(0)$, and at the drain end, $\mathrm{q}_{\mathrm{N}}{ }^{*}(\mathrm{~L})$ under this new bias condition.

At the source end, $\mathrm{q}_{\mathrm{N}}{ }^{*}(0)=\ldots \mathrm{Coul} / \mathrm{cm}^{2}$

At the drain end, $\mathrm{q}_{\mathrm{N}}{ }^{*}(\mathrm{~L})=\ldots \mathrm{Coul} / \mathrm{cm}^{2}$
f) [3 pts] Next consider this MOSFET with a negative substrate-to-source bias, $V_{\text {BS }}$. What is the drain current of this device when it is biased in saturation, i.e., with $V_{D S}$ $\geq\left(\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{T}}\right)$, with $\mathrm{V}_{\mathrm{GS}}=4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{BS}}=-5 \mathrm{~V}$ ?

$$
\mathrm{i}_{\mathrm{D}, \mathrm{sat}}=
$$

$\qquad$ mA

Problem 3-(25 points)
A bipolar transistor, $\mathrm{Q}_{1}$, is used in the voltage amplifier circuit below and biased in its forward active region. There is an ideal current source ( $g_{o}=0$ ) with a current output of $\mathrm{I}_{\text {SOURCE }}$ in the collector leg of the circuit, and the bias voltage on the base, $\mathrm{V}_{\text {BIAS }}$ is adjusted to that the quiescent output voltage, $\mathrm{V}_{\mathrm{OUT}}$, is 0 Volts. For $\mathrm{Q}_{1}, \mathrm{~V}_{\mathrm{BE}, \text { on }}=$ 0.6 V and $\mathrm{V}_{\mathrm{CE}, \text { sat }}=0.2 \mathrm{~V}$.


The schematic below shows the small-signal linear equivalent circuit model for $Q_{1}$. The element values stated are correct for the bias point in the circuit above.

a) [4 pts] Use the information in the linear equivalent circuit to find the quiescent collector current and calculate the value of $\mathrm{I}_{\text {SOURCE }}$ that will give a quiescent output voltage, $\mathrm{V}_{\text {OUT }}$ of 0 V .

$$
\mathrm{I}_{\text {SOURCE }}=
$$

$\qquad$ mA

## Problem 3 continued

b) [4 pts] What is the forward current gain, $\beta_{\mathrm{F}}$, of $\mathrm{Q}_{1}$ ?

$$
\beta_{\mathrm{F}}=
$$

$\qquad$
c) [4 pts] What is the Early voltage, $\mathrm{V}_{\mathrm{A}^{\prime}}$ of $\mathrm{Q}_{1}$ ?

$$
\mathrm{V}_{\mathrm{A}}=\ldots \text { Volts }
$$

d) [4 pts] Which of the three capacitors in the circuit, $\mathrm{C}_{\pi^{\prime}} \mathrm{C}_{\mu}$, or $\mathrm{C}_{\mathrm{L}}$, is in the Miller position, and what is its effective value across the base-emitter terminals of $\mathrm{Q}_{1}$, as a result of the Miller effect?

$$
\left[\begin{array}{lll}
{[] \mathrm{C}_{\pi}} & {[] \mathrm{C}_{\mu}} & {[] \mathrm{C}_{\mathrm{L}}}
\end{array}\right.
$$

$\qquad$ pF
e) [6 pts] Using the open circuit time constant technique and the Miller Approximation, calculate the time constant associated with each of the three capacitors, $\mathrm{C}_{\pi}, \mathrm{C}_{\mu}$, and $\mathrm{C}_{\mathrm{L}}$.
(i) $\mathrm{C}_{\pi}$ :

$$
\tau_{\pi}=
$$

## Problem 3 continued

e) cont.
(ii) $\mathrm{C}_{\mu}$ :

$$
\tau_{\mu}=
$$

$\qquad$ s
(iii) $\mathrm{C}_{\mathrm{L}}$ :

$$
\tau_{\mathrm{L}}=
$$ s

f) [3 pts] Estimate the bandwidth, $\mathrm{f}_{\mathrm{BW}}$, of this amplifier (in Hz ).

$$
\mathrm{f}_{\mathrm{BW}}=
$$

Problem 4-(25 points)
The circuit shown below contains n-channel and p-channel MOSFETs all of which have the same gate length, $\mathrm{L}=\mathrm{L}_{\min }$; all the gate widths are not equal, however they are all integer multiples of $W_{\min }$. The magnitude of all the MOSFETs' Early voltages, $\mid \mathrm{V}_{\mathrm{A}} \mathrm{I}$, is 10 V ; the magnitude of all of their threshold voltages, $\left|\mathrm{V}_{\mathrm{T}}\right|$, is 0.5 V ; and all must be biased with $\left|\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{T}}\right| \geq 0.1 \mathrm{~V}$.

The supply voltages are +1 V and -1 V .
The K-factor of an n-channel MOSFET with $\mathrm{L}=\mathrm{L}_{\min }$ and $\mathrm{W}=\mathrm{W}_{\min }$ is $500 \mu \mathrm{~A} / \mathrm{V}^{2}$, and the K-factor of a p-channel MOSFET with $\mathrm{L}=\mathrm{L}_{\text {min }}$ and $\mathrm{W}=\mathrm{W}_{\text {min }}$ is $250 \mu \mathrm{~A} / \mathrm{V}^{2}$.


The drain current of $Q_{7}$ is known to be $10 \mu \mathrm{~A}$, and the width of $\mathrm{Q}_{6}, W_{6}$, is known to be $W_{\text {min }}$. The resistor $R_{1}$ has been selected so that $Q_{1}$ and $Q_{6}$ are biased with $\left|V_{G S}-V_{T}\right|=$ 0.1 V . The widths of $\mathrm{Q}_{2}, \mathrm{Q}_{3}, \mathrm{Q}_{4}$, and $\mathrm{Q}_{5}$ have been chosen so that they are also all biased with $\left|\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{T}}\right|=0.1 \mathrm{~V}$, i.e., when $\mathrm{v}_{\mathrm{IN} 1}=\mathrm{v}_{\mathrm{IN} 2}=0$.

For Parts a), b), c) and d) connect Node Y to Node X.
a) [6 pts] This part concerns the bias chain $Q_{1}, R_{1}$, and $Q_{6}$.
(i) What is $\mathrm{I}_{\mathrm{D} 6}$, the drain current of $\mathrm{Q}_{6}$ ?

$$
\mathrm{I}_{\mathrm{D} 6}=\ldots \mu \mathrm{A}
$$

## Problem 4 continued

a) cont.
(ii) What are $W_{1}$, and $W_{7}$, the widths of $Q_{1}$ and $Q_{7}$, respectively?

$$
\begin{array}{ll}
\mathrm{W}_{1} / \mathrm{W}_{\min }= & \text { (integer only }) \\
\mathrm{W}_{7} / \mathrm{W}_{\min }=\quad & (\text { integer only })
\end{array}
$$

(iii) What is the value of the resistor $\mathrm{R}_{1}$ ?

$$
\mathrm{R}_{1}=
$$

$\qquad$ $\Omega$
b) [6 pts] What is the small signal output, $\mathrm{v}_{\text {out }}$ with the following difference-mode inputs: $v_{\text {in } 1}=v_{a}$ and $v_{\text {in2 }}=-v_{a}$ ? Give your answer in three forms: (i) an expression in terms of the $g_{\mathrm{m}}{ }^{\prime}$ 's and $\mathrm{g}_{\mathrm{o}}$ 's of the relevant transistors, (ii) an expression in terms of the bias points of the relevant transistors, and (iii) a numerical value.

Remember that Node Y is connected to Node X .
(i) $\mathrm{v}_{\text {out }}\left(\right.$ in terms of $\left.\mathrm{g}_{\mathrm{m}}{ }^{\prime} \mathrm{s}, \mathrm{g}_{\mathrm{o}}{ }^{\prime} \mathrm{s}\right)=$ $\qquad$ $\mathrm{v}_{\mathrm{a}}$
(ii) $\mathrm{v}_{\text {out }}$ (in terms of quiescent values) $=$ $\qquad$ $\mathrm{v}_{\mathrm{a}}$
(iii) $\mathrm{v}_{\text {out }}($ numerical value $)=$ $\qquad$ $\mathrm{v}_{\mathrm{a}}$

## Problem 4 continued

c) [3 pts] What is the most negative common mode voltage, $\mathrm{v}_{\mathrm{IC}}$, that can be applied to the input terminals before one or more transistors in the amplifier are forced out of saturation? Remember that Node Y is connected to Node X.

Most negative $\mathrm{v}_{\mathrm{IC}}=$ $\qquad$ V
d) [4 pts] In the space provided below, draw the linear equivalent half-circuit for this amplifier for the following common-mode inputs: $\mathrm{v}_{\mathrm{in} 1}=\mathrm{v}_{\mathrm{in} 2}=\mathrm{v}_{\mathrm{b}}$. Label your drawings in terms of the $\mathrm{g}_{\mathrm{m}}$ 's and $\mathrm{g}_{\mathrm{o}}$ 's of the relevant transistors. You do not need to find numerical values for the elements. Recall that Node Y is connected to Node X.
e) [4 pts] How will your answers in Part b) change if Node Y is connected to Node Z, instead of to Node $X$ ? Give the name of this new connection, and give the ratio of the $v_{\text {out }}$ with $Y$ connected to $Z$, to that with $v_{\text {out }}$ with $Y$ connected to $X$.

$$
\begin{aligned}
& \text { Name }= \\
& v_{\text {out }}(Y \text { to } Z) / v_{\text {out }}(Y \text { to } X) \approx
\end{aligned}
$$

f) [2 pts] What is the quiescent power dissipation, $\mathrm{P}_{\mathrm{Q}^{\prime}}$, in this circuit?

$$
\mathrm{P}_{\mathrm{Q}}=
$$

$\qquad$ $\mu \mathrm{W}$

MIT OpenCourseWare
http://ocw.mit.edu

### 6.012 Microelectronic Devices and Circuits

Fall 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

