$\qquad$

# Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 

### 6.012 Electronic Devices and Circuits

Final Exam<br>Monday, May 19, 2008<br>9:00 am to 12 noon<br>Closed Book: Formula sheet provided; 3 sheets of notes permitted

## Notes:

1. Unless otherwise indicated, you should assume room temperature and that $\mathrm{kT} / \mathrm{q}$ is 0.025 V . You should also approximate $[(\mathrm{kT} / \mathrm{q}) \ln 10]$ as 0.06 V .
2. Closed book; three sheets ( 6 pages) of notes permitted.
3. All of your answers and any relevant work must appear on these pages. Any additional paper you hand in will not be graded.
4. Make reasonable approximations and assumptions. State and justify any such assumptions and approximations you do make.
5. Be careful to include the correct units with your answers when appropriate.
6. Be certain that you have all twelve (12) pages of this exam booklet and the eight (8) page formula sheet, and make certain that you write your name at the top of this page in the space provided.
7. An effort has been made to make the various parts of these problems independent of each other so if you have difficulty with one item go on, and come back later.
8. You may see your graded final exam beginning June 2, 2008.

PROBLEM 1
PROBLEM 2
PROBLEM 3
PROBLEM 4
TOTAL
(out of a possible 25)
(out of a possible 25)
(out of a possible 25)
(out of a possible 25)
a) [4 pts] A local company has succeeded in making n-type gallium nitride ( GaN ) in which the hole-electron recombination process in the quasi-neutral regions is very efficient at producing blue light. They want your help designing p-n diodes to take advantage of this material to produce efficient blue light emitting diodes.
i) What type of diodes do you recommend they make, $p+-n, p-n$, or $p-n+$, and why?

$$
[] \mathrm{p}+-\mathrm{n}\left(\mathrm{~N}_{\mathrm{Ap}} \gg \mathrm{~N}_{\mathrm{Dn}}\right) \quad\left[\text { ] p-n }\left(\mathrm{N}_{\mathrm{Ap}} \approx \mathrm{~N}_{\mathrm{Dn}}\right) \quad[] \mathrm{p}-\mathrm{n}+\left(\mathrm{N}_{\mathrm{Ap}} \ll \mathrm{~N}_{\mathrm{Dn}}\right)\right.
$$

because
ii) To optimize the width of n-region, $\mathrm{w}_{\mathrm{n}}$, to get a large fraction of the possible emission without making the layers excessively thick, how large would you recommend they make $\mathrm{w}_{\mathrm{n}}$ (compared to the minority carrier diffusion length, $\mathrm{L}_{\mathrm{h}}$ ), and why?
[ ] $\mathrm{w}_{\mathrm{n}}=3$ to $4 \mathrm{~L}_{\mathrm{h}}$
[] $\mathrm{w}_{\mathrm{n}} \approx \mathrm{L}_{\mathrm{h}}$
[ ] $\mathrm{w}_{\mathrm{n}}=\mathrm{L}_{\mathrm{h}} / 3$, or less
because
b) [6 pts] So those of you who studied BJTs aren't disappointed, and so those of you who didn't should still be able to get some points, here are the only BJT questions on the final. Ten (10) word answers, or less.
i) What is the physical origin of the Early effect in a BJT, and how is it minimized in a well designed device?

Physical origin of the Early effect:

Design rule to minimize it:
ii) Why is an npn BJT preferred over a pnp BJT for high current gain and high speed? [Hint: same reason n-channel is preferred over p-channel MOSFET]
iii) What is the meaning of $f_{T}\left(\right.$ or $\left.\omega_{T}\right)$ of a BJT (or any transistor, for that matter), and how does it depend on the base width, $\mathrm{w}_{\mathrm{B}}$ ?

Meaning:

Dependence on $\mathrm{w}_{\mathrm{B}}$ :

## Problem 1 continued

c) [6 pts] Rank order the following three MOSFET linear amplifier stages in order of increasing output resistance, and give an approximate value for the output resistance if the transistors in each stage are biased in saturation with $\mathrm{V}_{\text {BS }}=0$, and so that $g_{\mathrm{m}}=0.2 \mathrm{mS}$, and $\mathrm{g}_{\mathrm{o}}=\mathrm{g}_{\mathrm{t}}=10 \mu \mathrm{~S}$ : common-source, common-gate, source follower (common drain). Assume the biasing is done with ideal current sources.
i) Lowest output resistance:

Stage $\qquad$

Approx. Value: $\qquad$ Ohms
ii) Intermediate output resistance:

Stage $\qquad$

Approx. Value: $\qquad$ Ohms
iii) Highest output resistance: Stage $\qquad$

Approx. Value: $\qquad$ Ohms
d) [6 pts] The source, drain and substrate of a MOSFEET are shorted together and the small signal capacitance of the gate relative to this composite terminal, $\mathrm{C}_{\mathrm{g}}$, is measured. It is observed that $\mathrm{C}_{\mathrm{g}}$ is constant and equal to $\mathrm{WLC}^{*}{ }_{\text {ox }}$ when $\mathrm{V}_{\mathrm{GS}}$ is less than -0.1 V or greater than 0.3 V , but that when $\mathrm{V}_{\mathrm{GS}}$ is between -0.1 V and $0.3 \mathrm{~V} \mathrm{C}_{\mathrm{gs}}$ is smaller, with the minimum value occurring near -0.1 V .
i) What are the flat-band voltage, $\mathrm{V}_{\mathrm{FB}}$, and threshold voltage, $\mathrm{V}_{\mathrm{T}}$, of this transistor?

$$
\begin{array}{ll}
\mathrm{V}_{\mathrm{FB}}= & \text { Volts } \\
\mathrm{V}_{\mathrm{T}}= & \text { Volts }
\end{array}
$$

ii) What type of MOSFET is this, n-channel or p-channel, and why?
[ ] n-channel
[ ] p-channel because
iii) How does $\mathrm{C}_{\mathrm{gs}}$ in the linear equivalent circuit model of a MOSFET operating in the sub-threshold region compare to $\mathrm{WLC}^{*}{ }_{\mathrm{ox}}$ ?
[ ] Greater than
[ ] Less than
[ ] Similar to because
e) [3 pts] An isolated n-type silicon sample with $\mathrm{N}_{\mathrm{D}}=10^{17} \mathrm{~cm}^{-3}$, minority carrier lifetime, $\tau_{\text {min }}$ equal to $10^{-5} \mathrm{~s}$, and perfectly reflecting boundaries (i.e., no surface recombination) has been illuminated for a long time with light generating $10^{20}$ holeelectron pairs $/ \mathrm{cm}^{3}-\mathrm{s}$ uniformly throughout its bulk. At $\mathrm{t}=0$ the light is extinguished. What is the excess minority carrier density in this sample as a function of time for $t \geq 0$ ?

$$
\mathrm{p}^{\prime}(\mathrm{t} \geq 0)=
$$

$\qquad$ $\mathrm{cm}^{-3}$

## End of Problem 1

Problem 2 (25 points)
Consider the two asymmetrically doped p-n junction diodes shown below that have identical uniform doping profiles, but are made of different semiconductors: one is made of silicon $(\mathrm{Si})$, and the other is made of germanium ( Ge ). The room temperature intrinsic carrier concentration for $\mathrm{Ge}, \mathrm{n}_{\mathrm{i}-\mathrm{Ge}}$ is $\sqrt{5} \times 10^{13} \mathrm{~cm}^{-3}$ and the dielectric constant, $\varepsilon_{\mathrm{Ge}}$ is $1.6 \times 10^{-12} \mathrm{~F} / \mathrm{cm}$; for $\mathrm{Si}, \mathrm{n}_{\mathrm{i}-\mathrm{Si}}=10^{10} \mathrm{~cm}^{-3}$ and $\varepsilon_{\mathrm{Si}}=10^{-12} \mathrm{~F} / \mathrm{cm}$.

| $\mathrm{p}-\mathrm{Si}$ | $\vdots$ |  |
| :---: | :---: | :---: |
| $\mathrm{N}_{\mathrm{A}}=10^{19} \mathrm{~cm}^{-3}$ | $\vdots$ | $\mathrm{~N}_{\mathrm{D}}=10^{\mathrm{n}-\mathrm{Si}} \mathrm{cm}^{-3}$ |
|  | $\vdots$ |  |
|  |  |  |

Silicon diode


Germanium diode
a) [4 pts] Calculate the thermal equilibrium minority hole concentration, $\mathrm{p}_{\mathrm{o}}$, in the quasi-neutral region on the $n$-side of each of these diodes.

$$
\begin{aligned}
& \mathrm{p}_{\mathrm{no}, \mathrm{Si}}=\ldots \mathrm{cm}^{-3} \\
& \mathrm{p}_{\mathrm{no}, \mathrm{Ge}}=\ldots \mathrm{cm}^{-3}
\end{aligned}
$$

b) [4 pts] Calculate the built-in potential, $\phi_{b}$, for the Si and Ge diodes. As needed, you may use $\log 5=0.7$, and $(\mathrm{kT} / \mathrm{q}) \ln 10=60 \mathrm{mV}$.

$$
\begin{gathered}
\phi_{\mathrm{b}, \mathrm{Si}}=\ldots \text { Volts } \\
\phi_{\mathrm{b}, \mathrm{Ge}}=\ldots \text { Volts }
\end{gathered}
$$

c) [4 pts] Calculate the ratio of the depletion width on the $n$-side of the Ge diode to that of the Si diode in thermal equilibrium, i.e. $\mathrm{x}_{\mathrm{n} \text {-Ge }} / \mathrm{x}_{\mathrm{n}-\mathrm{Si}}$.

$$
\mathrm{x}_{\mathrm{n}-\mathrm{Ge}} / \mathrm{x}_{\mathrm{n}-\mathrm{Si}}=
$$

## Problem 2 continued

c) [4 pts] Calculate the ratio of the junction depletion capacitances of the two diodes in thermal equilibrium.

$$
\mathrm{C}_{\mathrm{dp}-\mathrm{Ge}} / \mathrm{C}_{\mathrm{dp}-\mathrm{Si}}=
$$

$\qquad$
NOTE: For the rest of this problem assume that the diffusion coefficient for electrons is the same in both materials, and the same for holes. Also, assume that the lengths of the corresponding quasi-neutral regions are the same and that carrier recombination only takes place at the contacts (i.e., that the minority carrier lifetime in the bulk regions is infinite).
d) [5 pts] The two diodes are forward biased so that their currents are the same. What is the ratio of the excess minority carrier density at the edge of the depletion region on the n -side of the Ge diode to that of the Si diode?

$$
\mathrm{p}^{\prime}\left(\mathrm{x}_{\mathrm{n}+-\mathrm{Ge}}\right) / \mathrm{p}^{\prime}\left(\mathrm{x}_{\mathrm{n}+-\mathrm{Si}}\right)=
$$

$\qquad$
e) [4 pts] Calculate the difference of the forward voltage, $\mathrm{V}_{\mathrm{AB}}$, that is applied to the two diodes when the current through them is the same, as in Part d.

$$
\mathrm{V}_{\mathrm{AB}-\mathrm{Ge}}-\mathrm{V}_{\mathrm{AB}-\mathrm{Si}}=\ldots \text { Volts }
$$

Problem 3-(25 points)
This problem studies the performance of state-of-the-art MOSFET transistors in digital electronics. In modern CMOS technology, the physical parameters of transistors with minimum dimensions are as follow:

Gate oxide thickness, $\mathrm{t}_{\mathrm{ox}}: 1.0 \mathrm{~nm}\left(10^{-7} \mathrm{~cm}\right)$
Oxide dielectric constant, $\varepsilon_{\mathrm{ox}}: 3.5 \times 10^{-13} \mathrm{~F} / \mathrm{cm}$
Gate length, $\mathrm{L}_{\text {min }}$ : 35 nm
Gate width, $\mathrm{W}_{\text {min }}$ : 135 nm
Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ : 1.0 V
Threshold voltage: $\mathrm{V}_{\mathrm{T}, \mathrm{n}}=-\mathrm{V}_{\mathrm{T}, \mathrm{p}}=0.4 \mathrm{~V}$
Electron mobility, $\mu_{\mathrm{e}}: 500 \mathrm{~cm}^{2} / \mathrm{Vs}$
Hole mobility, $\mu_{\mathrm{h}}: 200 \mathrm{~cm}^{2} / \mathrm{Vs}$
Sub-threshold current when $\left|\mathrm{V}_{\mathrm{GS}}\right|=0: 15 \mathrm{nA} \quad$ ( n -channel and p-channel)

$$
\begin{aligned}
\text { Early effect: } & \lambda_{\mathrm{n}}=\lambda_{\mathrm{p}}=10^{-3} \mathrm{~V}^{-1} \\
\text { Alpha factor, } \alpha: & \approx 1
\end{aligned}
$$

a) [4 pts] Calculate the drain current in saturation, $\mathrm{I}_{\mathrm{D}, \text { sat }}$ of a minimum size $\mathrm{n}-\mathrm{MOS}$ transistor in this technology when $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DD}}=1.0 \mathrm{~V}$. Use the general expression we derived using the gradual channel approximation model in strong inversion and assume $\alpha=1$ and that the low-field mobility model is valid.

$$
\mathrm{I}_{\mathrm{D}, \mathrm{sat}}\left(\mathrm{~V}_{\mathrm{GS}}=1.0 \mathrm{~V}\right)=
$$

$\qquad$ A
b) [3 pts] Calculate the value of the output resistance, $\mathrm{r}_{\mathrm{o}}$, in the small signal linear equivalent circuit of the $\mathrm{n}-\mathrm{MOS}$ transistor in saturation with $\mathrm{V}_{\mathrm{GS}}=1.0 \mathrm{~V}$.

$$
\mathrm{r}_{\mathrm{o}}=
$$

$\qquad$ Ohms

## Problem 3 continued

The CMOS NOR gate shown to the right is fabricated using the new technology.
c) [2 pts] Fill in the truth table below for this gate. Ignore the sub-threshold drain current when the FETs are off.

| $\mathrm{V}_{\text {IN } 1}$ | $\mathrm{~V}_{\text {IN } 2}$ | $\mathrm{~V}_{\text {OUT }}$ |
| :--- | :--- | :--- |
| 0 V | 0 V | $-\quad \mathrm{V}$ |
| 0 V | 1 V | V |
| 1 V | 0 V | V |
| 1 V | 1 V | V |


d) [3 pts] In a simple CMOS inverter both transistors are minimum gate length devices, $\mathrm{L}_{\mathrm{n}}=\mathrm{L}_{\mathrm{p}}=\mathrm{L}_{\text {min }}$ and the widths are scaled so that $\mathrm{K}_{\mathrm{n}}=\mathrm{K}_{\mathrm{p}}$, with the narrowest gate being made $W_{\text {min }}$. What should $W_{n}$ and $W_{p}$ be in a simple inverter made with this process (i.e., as described at the start of this problem statement)? Note: The multiples do not have to be integer.

$$
\begin{array}{ll}
\mathrm{W}_{\mathrm{n}, \text { Inverter }}= & \mathrm{W}_{\min } \\
\mathrm{W}_{\mathrm{p}, \text { Inverter }}= & \mathrm{W}_{\min }
\end{array}
$$

e) [4 pts] To size the FETs in a NOR gate for minimum switching time, one must recognize that two p-FETs in series with the same voltage on their gates, as in a NOR gate when both inputs are low, function like one FET with $\mathrm{L}=2 \mathrm{~L}$ (and $\mathrm{W}=$ $W_{p}$ ). What is the optimum size of the p-channel MOSFETs in a NOR gate fabricated with the process described earlier, and what is the load seen at the input of such a NOR gate, compared to an inverter? Note: The multiples can be noninteger. (The n-channel FET should be kept the same size as in a simple inverter because turning either n-FET "on" pulls the output low.)

$$
\begin{gathered}
\mathrm{L}_{\mathrm{p}, \mathrm{NOR}}=\ldots \mathrm{L}_{\text {min }} \\
\mathrm{W}_{\mathrm{p}, \mathrm{NOR}}=\ldots \mathrm{C}_{\text {min }} \\
\mathrm{C}_{\mathrm{IN}, \mathrm{Inverter}}
\end{gathered}
$$

Problem 3 continues on the next page

## Problem 3 continued

f) [3 pts] What is the static power dissipation in a microprocessor containing $2 \times 10^{9}$ equivalent NOR gates like the one shown on the previous page? Assume that for half of the gates the output is low and for half of the gates it is high. Be careful.

$$
P_{\text {Static }}=\ldots \text { Watts }
$$

g) [6 pts] When the n-channel transistor in Part a) was fabricated, the actual saturation current with $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}=1$ Volt was measured to be only $250 \mu \mathrm{~A}$. To try to figure out what is wrong, do the following three calculations, and then give an opinion:
i) Calculate the average electric field in the channel with $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}=1$ Volt.

$$
\mathrm{E}_{\mathrm{ave}}=
$$

$\qquad$ $\mathrm{V} / \mathrm{cm}$
ii) Calculate what the average electron velocity in the channel with $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}=1$ Volt and a drain current of $250 \mu \mathrm{~A}$ is. Assume a uniform inversion charge distribution along the channel.

$$
\mathrm{s}_{\mathrm{ch} \mathrm{ave}}\left(\mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}\right)=
$$

$\qquad$ $\mathrm{cm} / \mathrm{s}$

Calculate the what average electron velocity in the channel would be with $\mathrm{V}_{\mathrm{GS}}$ $=\mathrm{V}_{\mathrm{DS}}=1$ Volt and the drain current you calculated in Part a. Approximate the inversion charge distribution along the channel as being uniform. If you couldn't do Part a use a drain current of 1 mA (this is not the right answer for Part a).

$$
\mathrm{s}_{\mathrm{ch}, \mathrm{ave}}\left(\mathrm{I}_{\mathrm{D}}=\text { answer in Part a) }=\right.
$$

$\qquad$ $\mathrm{cm} / \mathrm{s}$
iii) Why (in 25 words or less) do you think the measured drain current is so much lower than you predicted in Part a?

## End of Problem 3

Problem 4-(25 points)
The transistors in the two-stage differential amplifier shown below are all identical with $\mathrm{V}_{\mathrm{T}}=0.4 \mathrm{~V}, \mathrm{C}_{\mathrm{gs}}=3 \mathrm{pF}, \mathrm{C}_{\mathrm{gd}}=1 \mathrm{pF}$, and $\lambda=0 \mathrm{~V}^{-1}$, and all are biased so that $\mathrm{g}_{\mathrm{m}}=6 \mathrm{~mA} / \mathrm{V}$. The values of the resistances are: $\mathrm{R}_{\mathrm{D} 1}=\mathrm{R}_{\mathrm{D} 2}=5 \mathrm{k} \Omega$, and $\mathrm{R}_{\mathrm{T}}=50$ $k \Omega$. The current sources can be considered to be ideal.

a) [4 pts] Calculate the mid-band differential mode voltage gain, $A_{v d}$ of the amplifier, where $A_{v d}$ is defined by $v_{\text {out }}=A_{v d}\left[v_{\text {in } 1}-v_{\text {in } 2}\right]+A_{v c}\left[\left(v_{\text {in } 1}+v_{\text {in2 }}\right) / 2\right]$ ?

$$
\mathrm{A}_{\mathrm{vd}}=
$$

$\qquad$
b) [3 pts] What is the mid-band common mode voltage gain, $\mathrm{A}_{\mathrm{vc}}$, of this amplifier, where $A_{v c}$ is defined by $v_{\text {out }}=A_{v d}\left[v_{\text {in } 1}-v_{\text {in } 2}\right]+A_{v c}\left[\left(v_{\text {in } 1}+v_{\text {in } 2}\right) / 2\right]$ ?

$$
\mathrm{A}_{\mathrm{vc}}=
$$

## Problem 4 continued

c) [4 pts] If $\mathrm{V}_{+}=1.5 \mathrm{~V}, \mathrm{~V}_{-}=-1.5 \mathrm{~V}$, and $\mathrm{I}_{\text {BIAS }}=0.2 \mathrm{~mA}$, and if the transistors are all biased with $\left(\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{T}}\right)=0.2 \mathrm{~V}$, what is the maximum common-mode input voltage for this amplifier?

$$
\mathrm{V}_{\mathrm{IC}, \max }=
$$

$\qquad$ Volts
d) [3 pts] Calculate the quiescent power dissipation in this amplifier, $\mathrm{P}_{\mathrm{Q}}$., under the bias conditions specified in Part c?

$$
\mathrm{P}_{\mathrm{Q}}=\ldots \text { Watts }
$$

e) [3 pts] What value of $R_{D 2}$ would make the quiescent output voltage, $V_{\text {OUT }}$, zero? (Note: Do not change $\mathrm{R}_{\mathrm{D} 2}$ to this value in the remaining parts of this question; it should stay $5 \mathrm{k} \Omega$.)

$$
\mathrm{R}_{\mathrm{D} 2}=
$$

$\qquad$ Ohms
f) [4 pts] Calculate the bandwidth, $\omega_{\mathrm{HI}}$ of the amplifier in differential mode. Assume $C_{d b}$ is negligible, and use the Miller effect to combine $C_{g s}$ and $C_{g d}$ at the input to each stage, before you calculate the open circuit time constants to estimate $\omega_{\mathrm{HI}}$.

$$
\omega_{\mathrm{HI}}=
$$

$\qquad$ $\mathrm{s}^{-1}$

## Problem 4 continued

g) [4 pts] To increase the bandwidth of the circuit, we add a third amplifier stage (a preamplifier) to each input as shown in the figure below. The transconductance of the two new transistors is also $\mathrm{g}_{\mathrm{m}}=6 \mathrm{mS}$.


In the space below, explain in 25 words or less why the bandwidth is increased by this change. You can assume that the open circuit time constants associated with the intrinsic capacitances of the preamplifier transistors do not contribute to $\omega_{\mathrm{HI}}$.

MIT OpenCourseWare
http://ocw.mit.edu

### 6.012 Microelectronic Devices and Circuits

Fall 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

