6.012 - Microelectronic Devices and Circuits

Lecture 18 - Single Transistor Amplifier Stages - Outline

Announcements

Exam Two Results - Exams will be returned tomorrow (Nov 13).

• Review - Biasing and amplifier metrics

Mid-band analysis:Biasing capacitors: short circuits above ω_{LO} Device capacitors: open circuits below ω_{HI} Midband: $\omega_{LO} < \omega < \omega_{HI}$

Current mirror current source/sink biasing: on source terminal Performance metrics: gains (voltage, current, power); input and output resistances; power dissipation; bandwidth

Multi-stage amplifiers: two-port analysis; current source/sink chains

Building-block stages

Common source Common gate Source follower Series feedback Shunt feedback

(also called "common drain") (more commonly: "source degeneracy")

Clif Fonstad, 11/12/09

Mid-band: the frequency range of constant gain and phase



We call the frequency range between ω_{LO} and ω_{HI} , the "mid-band" range. For frequencies in this range our model is simply:



Valid for $\omega_{LO} < \omega < \omega_{HI}$, the "mid-band" range, where all bias capacitors are shorts and all device capacitors are open.

Clif Fonstad, 11/12/09

Mid-band, cont: The mid-band range of frequencies

In this range of frequencies the gain is a constant, and the phase shift between the input and output is also constant (either 0° or 180°).



All of the <u>parasitic and intrinsic device capacitances</u> are effectively open circuits

All of the <u>biasing and coupling capacitors</u> are effectively short circuits

* We will learn how to estimate ω_{HI} and ω_{LO} in Lectures 23/24.

Linear equivalent circuits for transistors (dynamic): Collecting our results for the MOSFET and BJT biased in FAR

No velocity saturation; $\alpha = 1$



 $C_{gd} = W C_{gd}^*$, where C_{gd}^* is the G-D fringing and overlap capacitance per unit gate length (parasitic)



Clif Fonstad, 11/12/09

Biasing a MOSFET stage with a MOSFET current mirror:



Note: Q_2 is always in saturation. As long as Q_3 is also in saturation, its drain current will be $(K_{Q3}/K_{Q2}) I_{REF}$. The design process:

- We have a target I_D, and we want to know what size to make R_{REF} to get it.
- For simplicity we can make $K_{Q3} = K_{Q2}$, so $I_{REF} = I_{D}$.
- Select a K_{Q2}, perhaps that corresponding to a minimum size device.
- Calculate what V_{GS2} (= V_{REF}) is when Q_2 's drain current is I_{REF} : $V_{REF} = V_T - (2 I_{REF}/K_{Q2})^{1/2}$
- What R_{REF} must be to make Q₂'s drain current I_{REF} can then be found from:

 $\mathsf{R}_{\mathsf{REF}} = [(\mathsf{V}_{+} - \mathsf{V}_{-}) - \mathsf{V}_{\mathsf{REF}}]/\mathsf{I}_{\mathsf{REF}}$

 If R_{REF} has this value, then Q₃'s drain current will be I_{REF} as long as it is in saturation.



⇒ The current mirror voltage reference method can be extended to bias multiple stages, and one reference chain can be used to provide V_{REF} to all the sources and sinks in an amplifier.

Linear amplifier basics: Biasing multi-stage amplifiers. cont.



When looking at a complex circuit schematic it is useful to identify the voltage reference chain and the biasing transistors and replace them all by current source symbols. This can reduce the apparent complexity dramatically.

Clif Fonstad, 11/12/09

Linear amplifier basics: performance metrics

The characteristics of linear amplifiers that we use to compare different amplifier designs, and to judge their performance and suitability for a given application are given below:



Clif Fonstad, 11/12/09

Linear amplifier basics: multi-stage structure; two-ports



The typical linear amplifier is comprised of multiple buildingblock stages, often such as the single transistor stages we introduced on Slide 14 (and which will be the topic of Lect. 19):



A useful concept and tool for analyzing, as well as designing, such multi-stage amplifiers is the two-port representation.

Note: More advanced multi-stage amplifiers might include feedback, the coupling of the outputs of some stages to the inputs of preceding stages. This is not shown in this figure. Lecture 18 - Slide 9

Clif Fonstad, 11/12/09

Linear amplifier basics: two-port representations



Clif Fonstad, 11/12/09

Lecture 18 - Slide 10

Linear amplifier layouts: The practical ways of putting inputs to, and taking outputs from, transistors to form linear amplifiers

There are 12 choices: three possible nodes to connect to the input, and for each one, two nodes from which to take an output, and two choices of what to do with the remaining node (ground it or connect it to something).

Not all these choices work well, however. In fact only three do:

ee do:	
Name	h
Common source/emitter	
Common gate/base	
Common drain/collector (Source/emitter follower)	
Source/emitter degeneration	



Name	Input	Output	Grounded	
on source/emitter	1	2	3	
imon gate/base	3	2	1	
on drain/collector e/emitter follower)	1	3	2	
emitter degeneration	1	2	none	

Three MOSFET single-transistor amplifiers



COMMON SOURCE

Input: gate Output: drain Common: source Substrate: to source



Clif Fonstad, 11/12/09





SOURCE FOLLOWER

Input: gate Output: source Common: drain Substrate: to source



Lecture 18 - Slide 12





Mid-band LEC for common source

Common source amplifier, cont.



Two-ports:



A good workhorse gain stage

Clif Fonstad, 11/12/09

• Source follower (common drain) amplifier

- Source Follower (Common drain)
- Input to gate
- Output from source
- Drain common to input and output, and incrementally grounded



Mid-band LEC for source follower (common drain)



Source follower (common drain) amplifier, cont.



A great output buffer stage with small R_{out} and $I_{12/09}$ large R_{in} ; $A_v \approx 1$, A_i large.

Clif Fonstad, 11/12/09



Clif Fonstad, 11/12/09



$$(g_{sl} + g_{el})^{\gamma} = \frac{(g_{sl} + g_{el} + g_{o})}{(g_{sl} + g_{el} + g_{o})} \approx \frac{1}{(g_{m} + g_{mb})} = \frac{1}{(1 + \eta)g_{m}}$$
small

Clif Fonstad, 11/12/09

Common gate amplifier, cont.



Output resistance - Set $v_t = 0$, and apply v_{test^*} to output; find i_{test^*} :

$$i_{test^*} = g_o (v_{test^*} - i_{test^*} r_t) - (g_m + g_{mb}) i_{test^*} r_t \implies G_o = g_{sl} + \frac{i_{test^*}}{v_{test^*}} = g_{sl} + \frac{g_o}{1 + r_t (g_m + g_{mb} + g_o)} a \text{ small } \#$$

Two-port:



A very small R_i , very large R_o stage often used to complement other stages; $A_i \approx 1$, A_v large. Lecture 18 - Slide 20

Clif Fonstad, 11/12/09



Clif Fonstad, 11/12/09



Summary of the single transistor stages (MOSFET)



Clif Fonstad, 11/12/09

Note: When $v_{bs} = 0$ the g_{mb} factors should be deleted.

Lecture 18 - Slide 23

6.012 - Microelectronic Devices and Circuits

Lecture 18 - Single Transistor Amplifier Stages - Summary

- Amplifier Building-blocks single transistor stages
 Common source: good voltage and current gain large R_{in} and R_{out} good gain stage
 - **Common gate:** very small R_{in}; very large R_{out} unity current gain; good voltage gain will find paired with other stages to form "cascode"
 - Source follower: very small R_{out}; very large R_{in} unity voltage gain; good current gain an excellent output stage or buffer

Series feedback: moderate voltage gain dependant on resistor ratio

Shunt feedback: used in transimpedance amplifiers

6.012 Microelectronic Devices and Circuits Fall 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.