Now some basics (This IS about digital logic...)

The values here (x and y) represent something like	Slic	AND:	$\begin{array}{c} x \\ 0 \\ 0 \\ 1 \\ 1 \end{array}$	y 0 1 0 1	x • y 0 0 0 1
voltage (is it +5 volts (1) or zero (0)? Or is a light ON or OFF?		OR:	$\begin{array}{c} x \\ 0 \\ 0 \\ 1 \end{array}$	זי 0 1 0	x • y 0 1 1
(That is, anything that can take on one of two values)		NOT:	I	i   	1 27 1 0

## **Identities:**

	Boolean Algebra
Elementary:	
A * 0 = 0	A + I = I
A * I = A	$\mathbf{A} + 0 = \mathbf{A}$
A * A = A	A + A = A
$\mathbf{A} * \overline{\mathbf{A}} = 0$	$A + \overline{A} = I$
Commutative:	
$\mathbf{A} * \mathbf{B} = \mathbf{B} * \mathbf{A}$	$\mathbf{A} + \mathbf{B} = \mathbf{B} + \mathbf{A}$
Distributive:	
$\mathbf{A}^* (\mathbf{B} + \mathbf{C}) = \mathbf{A}^* \mathbf{B} + \mathbf{A}^* \mathbf{C}$	A + (B * C) = (A + B) * (A + C)
Absorption:	
$A^*(A + B) = A$	$\mathbf{A} + (\mathbf{A}^* \mathbf{B}) = \mathbf{A}$
Nameless:	
$\mathbf{A}^* (\overline{\mathbf{A}} + \mathbf{B}) = \mathbf{A}^* \mathbf{B}$	$\mathbf{A} + (\overline{\mathbf{A}} * \mathbf{B}) = \mathbf{A} + \mathbf{B}$
Concensus:	
$(\mathbf{A} + \mathbf{B}) * (\overline{\mathbf{A}} + \mathbf{C}) * (\mathbf{B} + \mathbf{C})$	$A * B + \overline{A} * C + B * C$
$= (\mathbf{A} + \mathbf{B}) * (\overline{\mathbf{A}} + \mathbf{C})$	$= A * B + \overline{A} * C$

	DeMorgan's Theorem:								
	$\overline{A \bullet B \bullet \ldots} = \overline{A} + \overline{B} + \ldots$								
	$\overline{A+B+\ldots}=\overline{A}\bullet\overline{B}\bullet\ldots$								
	Duality:								
$F(\mathbf{A},\mathbf{B},0,1,\mathbf{*},+)=ar{F}(\overline{A},\overline{B},1,0,+,\mathbf{*})$									
£a	(A,	В,	1, 0, +,	$ ^*\rangle = \overline{F_A}$	$(\mathbf{A})$	. <del>B</del> ,	<b>0</b> , <b>1</b> , <b>*</b> , +	}	
		Pro	of of D	eMorgan'	я Т.	heod	reim:		
		V	x + y	(x+y)	T	V	<b>x</b> •ÿ		
	Q	0	0	L		L	1		
	0	L	L	0	L	0	0		
	L	0	L	0	0	L	0		
	L	T	1	0	0	0	0		
					•				
	x	V	$x \bullet y$	$\overline{(x \bullet y)}$	T	V	$x + \overline{y}$		
	0	Ð	0	T	l	T	L		
	0	L	0	1	L	Ð	L		
	T	0	0	1	0	T	L		
	T	L	L	0	0	0	0		

Massachusetts Stoplight Example

F=1 implies stoplight is working correctly

Slide 3

F=0 implies stoplight is busted

Truth Table:

r	у	g	F	F =
0	0	0	0	
0	0	1	1	/r*/y*g +
0	1	0	1	/r*y*/g +
0	1	1	0	
1	0	0	1	r*/y*/g +
1	0	1	0	
1	1	0	1	r*y*/g
1	1	1	0	

Obsolete Stoplight Example: Reduction using Boolean Algebra

Step 1: Since Y + /Y = 1, Slide 3 R\*/Y\*/G + R\*Y\*/G = R\*(Y + /Y) \* /G = R \* /G

F = R \* /G + /R \* Y \* /G + /R \* /Y \* G

Step 2: Use Absorption: R + /R \* Y = R + Y R\*/G + /R \* Y \* /G = (R + /R \* Y) \* /G = (R + Y) \* /G

F = (R + Y) \* /G + /R \* /Y \* G = R \* /G + Y \* /G + /R \* /Y \* G

Using Demorgan:

$$/F = ((/R * /Y) + G) * (/G + (R * Y)) = /R*/Y*/G + G * (R + Y)$$

Truth Table:

r	у	g	F	Or look at the zeros:
0	0	0	0	$/F = /r^{*}/y^{*}/g + /r^{*}y^{*}g + r^{*}/y^{*}g + r^{*}y^{*}g$
0	0	1	1	Slide 3
0	1	0	1	Which, by Demorgan (Duality) is:
0	1	1	0	
1	0	0	1	$F = (/r + /y + /g)^{*}(/r + y + g)^{*}(r + /y + g)^{*}(r + y + g)$
1	0	1	0	
1	1	0	1	
1	1	1	0	

**Common Logic Functions and Gate Symbols** 





1



# Karnaugh Maps are:

1. A simple re-mapping of truth tables

2. A graphical means of reducing logic functions



 $X = X * Y + X * \overline{Y} \qquad \qquad X = (X + Y) * (X + Y)$ 



K- maps are useful for 3-6 variables (HARD for > 4!) Adjacent cells have one bit change, like a Gray Code



**Truth Table** 

Karnaugh Maps



#### 4- Input K map

Inputs group like this

r

Massachusetts Stoplight Check Function







MPS = (/r + /g) \* (/y + /g) \* (r + y + g)



The simplest groups are the largest: this is how we can use K-maps to simplify logical expressions



## Simplest Groupings are the largest This one is more complex than need be!



# Groupings may not be unique!



Or MSP may be unique and MPS not, or vice versa



"Don't Cares" can simplify things: (impossible inputs, for example)



MSP = /b/d + b d + /a c d MPS = (/b + d) \* (/a + /c + /d) \* (a + c + /d)

Here abcd = 0101, 1111 and 1001 are "don't care"s

Note that MSP may not equal MPS (and doesn't here)

Now, there are some functions you can't do very much with:

Like this one: a "parity" function  $\mathbf{F} = \mathbf{a} \mathbf{b} \mathbf{c} + \mathbf{a} \mathbf{b} \mathbf{c} + \mathbf{a} \mathbf{b} \mathbf{c}$ 



 $F = \overline{a} \overline{b} \overline{c} + \overline{a} \overline{b} \overline{c} + \overline{a} \overline{b} c + \overline{a} \overline{b} c$  $= (\overline{a} \overline{b} + \overline{a} \overline{b}) \overline{*} \overline{c} + (\overline{a} \overline{b} + \overline{a} \overline{b}) \overline{*} c$  $= (\overline{a} \oplus \overline{b}) \overline{*} \overline{c} + (\overline{a} \oplus \overline{b}) \overline{*} c$  $= (\overline{a} \oplus \overline{b}) \overline{\oplus} c$ 

It can be implemented with this (new) function, the "exclusive OR"





if file foo.txt contains:

a = (x + z) \* (/x + y) \* (z + y); b = a ^ c; d = x \* a; Slide 3

then if you do:

reduce -b < foo.txt > foo\_out.txt

you get in foo.out:

Massachusetts Stoplight Check:





Done with real gates: NAND's





Here it is with NOR gates



MPS = (r + y + g) \* (/g + /r) \* (/g + /y)





Current (mA)

	74LS	74 <b>S</b>	74
Output Capability I OL	8	20	16
Input Required I <sub>IL</sub>	-0.4	-2	-1.6
Equivalent LS Inputs	1	5	4
Output Can Drive LS Inputs	20	50	40
74 LS Can Drive	20	4	5

These are typical numbers, but there are many exceptions. i.e. Read the data sheets to be sure.

Voltage Levels For TTL:	Input	Output
High	> 2.0	> 2.7
Low	< 0.8	< 0.4



Some outputs are open collector: need a pull-up resistor. Speed is affected by R<sub>ext</sub> and by external and junction capacitance

Open collector gates can be wired together like this to make 'wired AND's.

This is a 'bus' that can be driven by more than one input source

You can't do this with Totem Pole outputs!





Static Hazards: Consider this function:

AB  $\mathbf{C}$ 

 $\mathbf{F} = \mathbf{A} * \overline{\mathbf{C}} + \mathbf{B} * \mathbf{C}$ 



Consider this transient:



The 'glitch is the result of timing differences in parallel data paths.

The 'glitch is the result of timing differences in parallel data paths. It is associated with the function jumping between 'patches' or product terms on the K-map. To fix it, cover it up with another patch!

