



L15: VLSI Integration and Performance Transformations

Acknowledgement:


Materials in this lecture are courtesy of the following sources and are used with permission.

Curt Schurgers

J. Rabaey, A. Chandrakasan, B. Nikolic. *Digital Integrated Circuits: A Design Perspective*. Prentice Hall/Pearson, 2003.











Custom Design/Layout






From register files / Cache / Bypass



Itanium has 6 integer execution units like this



Die photograph of the

Itanium integer datapath

Courtesy Intel, as reprinted in Rabaey, et al. "Digital Integrated Circuits".


Bit-slice Design Methodology

- Hand crafting the layout to achieve maximum clock rates (> 1Ghz)
- Exploits regularity in datapath structure to optimize interconnects



The ASIC Approach






Most Common Design Approach for Designs up to 500Mhz Clock Rates



Standard Cell Example





Power Supply Line (V_{DD}) Delay in (ns)!!

Path	1.2V - 125°C	1.6V - 40°C
$In1-t_{pLH}$	0.073+7.98 <i>C</i> +0.317 <i>T</i>	0.020+2.73 <i>C</i> +0.253 <i>T</i>
$In1-t_{pHL}$	0.069+8.43 <i>C</i> +0.364 <i>T</i>	0.018+2.14 <i>C</i> +0.292 <i>T</i>
$In2-t_{pLH}$	0.101+7.97 <i>C</i> +0.318 <i>T</i>	0.026+2.38 <i>C</i> +0.255 <i>T</i>
$In2-t_{pHL}$	0.097+8.42 <i>C</i> +0.325 <i>T</i>	0.023+2.14 <i>C</i> +0.269 <i>T</i>
$In3-t_{pLH}$	0.120+8.00 <i>C</i> +0.318 <i>T</i>	0.031+2.37 <i>C</i> +0.258 <i>T</i>
$In3-t_{pHL}$	0.110+8.41 <i>C</i> +0.280 <i>T</i>	0.027+2.15 <i>C</i> +0.223 <i>T</i>

3-input NAND cell

(from ST Microelectronics):

C = Load capacitance

T = input rise/fall time

Ground Supply Line (GND)


 Each library cell (FF, NAND, NOR, INV, etc.) and the variations on size (strength of the gate) is fully characterized across temperature, loading, etc.




Standard Cell Layout Methodology



2-level metal technology



Current Day Technology



Cell-structure hidden under interconnect layers

- With limited interconnect layers, dedicated routing channels between rows of standard cells are needed
- Width of the cell allowed to vary to accommodate complexity
- Interconnect plays a significant role in speed of a digital circuit




Verilog to ASIC Layout (the push button approach)




module adder64 (a, b, sum); input [63:0] a, b; output [63:0] sum;


assign sum = a + b; endmodule

After Synthesis



After Routing






After Placement



Macro Modules



256×32 (or 8192 bit) SRAM Generated by hard-macro module generator




- Generate highly regular structures (entire memories, multipliers, etc.) with a few lines of code
- Verilog models for memories automatically generated based on size

MiT

Clock Distribution





Clock skew

Image removed due to copyright restrictions.

For 1Ghz clock, skew budget is 100ps. Variations along different paths arise from:

- Device: V_T, W/L, etc.
- Environment: V_{DD}, °C
- Interconnect: dielectric thickness variation


IBM Clock Routing

Image removed due to copyright restrictions.



The Power Supply Wires are Not Ideal!






The IR-drop problem causes internal power supply voltage to be less than the external source

Used with permission.



Analog Circuits: Clock Frequency Multiplication (Phase Locked Loop)





- VCO produces high frequency square wave
- PFD ⇒ compares phase of ref and div
- Loop filter extracts phase error information


Used widely in digital systems for clock synthesis (a standard IP block in most ASIC flows)

Courtesy Michael Perrott. Used with permission.



Scan Testing





<u>Idea</u>: have a mode in which all registers are chained into one giant shift register which can be loaded/read-out bit serially. Test remaining (combinational) logic by

- (1) in "test" mode, shift in new values for all register bits thus setting up the inputs to the combinational logic
- (2) clock the circuit once in "normal" mode, latching the outputs of the combinational logic back into the registers
- (3) in "test" mode, shift out the values of all register bits and compare against expected results.




Figure by MIT OpenCourseWare.




Behavioral Transformations



- There are a large number of implementations of the same functionality
- These implementations present a different point in the area-time-power design space
- Behavioral transformations allow exploring the design space a high-level

Optimization metrics:

- 1. Area of the design
- 2. Throughput or sample time T_S
- 3. Latency: clock cycles between the input and associated output change
- 4. Power consumption
- 5. Energy of executing a task
- 6. ...





Fixed-Coefficient Multiplication



Conventional Multiplication


$$Z = X \cdot Y$$

Constant multiplication (become hardwired shifts and adds)

$$\mathbf{Z} = \mathbf{X} \cdot (\mathbf{1001})_2$$

	\mathbf{X}_{3}	\mathbf{X}_{2}
\mathbf{Z}_7	\mathbf{Z}_6	\mathbf{Z}_{5}

$$\mathbf{Y} = (1001)_2 = 2^3 + 2^0$$



shifts using wiring


ווון Transform: Canonical Signed Digits (CSD)




Canonical signed digit representation is used to increase the number of zeros. It uses digits {-1, 0, 1} instead of only {0, 1}.

Iterative encoding: replace string of consecutive 1's

Worst case CSD has 50% non zero bits








Algebraic Transformations




Commutativity




$$A + B = B + A$$


Distributivity



Associativity




Common sub-expressions






Transforms for Efficient Resource Utilization







Time multiplexing: mapped to 3 multipliers and 3 adders



distributivity



Reduce number of operators to 2 multipliers and 2 adders






A Very Useful Transform: Retiming



Retiming is the action of moving delay around in the systems

Delays have to be moved from ALL inputs to ALL outputs or vice versa




Cutset retiming: A cutset intersects the edges, such that this would result in two disjoint partitions of these edges being cut. To retime, delays are moved from the ingoing to the

outgoing edges or vice versa.

Benefits of retiming:


- Modify critical path delay
- Reduce total number of registers





Retiming Example: FIR Filter






<u>Note:</u> here we use a first cut analysis that assumes the delay of a chain of operators is the sum of their individual delays. This is not accurate.



Pipelining, Just Another Transformation (**Pipelining = Adding Delays + Retiming**)





Contrary to retiming, pipelining adds extra registers to the system


How to pipeline:

- 1. Add extra registers at *all* inputs
- 2. Retime





The Power of Transforms: Lookahead







Key Concern in Modern VLSI: Variations! || || || |










With 100b transistors, 1b unusable (variations)




Deterministic design techniques inadequate in the future



Trends: "Chip in a Day" (Matlab/Simulink to Silicon...)





Map algorithms directly to silicon - bypass writing Verilog!

(Courtesy of R. Brodersen. Used with permission.)



IIII Trends: Watermarking of Digital Designs



Fingerprinting is a technique to deter people from illegally redistributing legally obtained IP by enabling the author of the IP to uniquely identify the original buyer of the resold copy.

The essence of the watermarking approach is to encode the author's signature. The selection, encoding, and embedding of the signature must result in minimal performance and storage overhead.

> Image removed due to copyright restrictions.

Image removed due to copyright restrictions.