Complex Digital Systems

NAND gate diagram.

NAND gate layout from Lecture 3: CMOS Technology and Logic Gates. (Image by Professors Arvind and Asanovic.)

Instructor(s)

MIT Course Number

6.884

As Taught In

Spring 2005

Level

Graduate

Cite This Course

Course Description

Course Features

Course Highlights

This course features a complete set of lecture notes. In addition, labs are also available.

Course Description

This course is offered to graduates and is a project-oriented course to teach new methodologies for designing multi-million-gate CMOS VLSI chips using high-level synthesis tools in conjunction with standard commercial EDA tools. The emphasis is on modular and robust designs, reusable modules, correctness by construction, architectural exploration, and meeting the area, timing, and power constraints within standard cell and FPGA frameworks.

Related Content

Chris Terman, Krste Asanovic, and Arvind. 6.884 Complex Digital Systems. Spring 2005. Massachusetts Institute of Technology: MIT OpenCourseWare, https://ocw.mit.edu. License: Creative Commons BY-NC-SA.


For more information about using these materials and the Creative Commons license, see our Terms of Use.


Close